

Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs

Mingzhe Gao¹, Jieru Zhao^{1*}, Zhe Lin^{2*}, Minyi Guo¹

¹Shanghai Jiao Tong University, ²Sun Yat-sen University

{a823337391z,zhao-jieru}@sjtu.edu.cn, linzh235@mail.sysu.edu.cn, guo-my@cs.sjtu.edu.cn

Abstract—High-level synthesis (HLS) notably speeds up the hardware design process by avoiding RTL programming. However, the turnaround time of HLS increases significantly when post-route quality of results (QoR) are considered during optimization. To tackle this issue, we propose a hierarchical post-route QoR prediction approach for FPGA HLS, which features: (1) a modeling flow that directly estimates latency and post-route resource usage from C/C++ programs; (2) a graph construction method that effectively represents the control and data flow graph of source code and effects of HLS pragmas; and (3) a hierarchical GNN training and prediction method capable of capturing the impact of loop hierarchies. Experimental results show that our method presents a prediction error of less than 10% for different types of QoR metrics, which gains tremendous improvement compared with the state-of-the-art GNN methods. By adopting our proposed methodology, the runtime for design space exploration in HLS is shortened to tens of minutes and the achieved ADRS is reduced to 6.91% on average. Code and models are available at <https://github.com/sjtu-zhao-lab/hierarchical-gnn-for-hls>.

I. INTRODUCTION

High-level synthesis (HLS) enables users to create hardware designs at a high level of abstraction using programming languages like C/C++, and provides a series of pragmas, to tune hardware micro-architectures. Due to its superior productivity, HLS is becoming a popular solution for next-generation hardware development, especially for FPGAs. However, the turnaround time for HLS design is significantly increased when post-route quality of results (QoR), such as latency and resource utilization, are considered during optimization. To obtain an accurate assessment of post-route QoR metrics, a complete C-to-bitstream design flow should be invoked each time the HLS code is modified. This runtime overhead undermines the benefits brought by HLS, especially when it comes to choosing the solution with optimal QoRs from an extremely large design space. Therefore, it is essential to provide a fast and accurate QoR prediction framework at an early design stage like HLS to improve design efficiency.

Existing prediction methods can be classified into analytical and learning-based models. Analytical models are constructed based on domain expertise and achieve high accuracy in latency prediction [1], [2]. However, they are tailored for a specific subset of pragmas, resulting in limited scalability. Learning-based models adopt machine learning techniques [3]–[5] and graph neural networks (GNNs) [6]–[8] to predict latency and resource usage in HLS. We compare representative methods in Table I. Zhong et al. [3] extract features via source code profiling and use the gradient-boosted machine (GBM) to predict post-HLS metrics that can be obtained from HLS

TABLE I: Comparison between representative methods.

	Model	Input	Prediction Targets	Pragmas Involved	HLS Exec. Free
[3]	GBM	Source code	Post-HLS	✓	✓
[4]	XGB	HLS reports	Post-Route	✗	✗
[6]	GNN	Source code	Post-HLS	✓	✓
[8]	GNN	HLS IR	Post-Route	✗	✗
Ours	GNN	Source code	Post-Route	✓	✓

reports after synthesis. Then they conduct efficient DSE guided by their model. However, the labels in their dataset, i.e., post-HLS metrics, may deviate significantly from actual post-route QoR values. Hence, predicting post-HLS metrics may mislead the DSE process and get sub-optimal designs. Dai et al. [4] and Pyramid [5] also utilize ML models while predicting post-route QoR metrics directly. However, their features come from HLS reports and necessitate the execution of the HLS flow, incurring a higher time cost. Recent advances introduce GNN models for QoR prediction due to their representation power of C/C++ programs. GNN-DSE [6] and Ferretti et al. [7] represent source code as graphs and predict post-HLS metrics, which induce the same issue as [3]. Wu et al. [8] start from the HLS intermediate representation (IR) and predict post-route QoRs. They first predict resource types of operations and then incorporate the predicted resource types as node features to further estimate post-route resource usage. However, their input graphs are constructed on top of HLS IR, requiring running the HLS flow to generate related information. More importantly, the samples in their dataset exhibit relatively simple code structures, including randomly generated DFGs and loops without pragmas applied. The missing pragma modeling makes it less suitable for DSE tasks.

To summarize, few of the previous methods achieve accurate source-to-post-route QoR prediction. The problem is even more challenging if the code structure is complicated and multiple HLS pragmas are considered. Different from directly predicting QoR with the whole graph in previous methods, our insight is that we can reserve the structural information of loops/functions and predict post-route QoR metrics gradually from inner to outer hierarchies. This will reduce the estimation difficulty and potentially improve the prediction accuracy.

To this end, we propose a *hierarchical* prediction method using GNNs, which distinguishes itself from prior arts with the following key features: 1) **efficiency**: our method directly takes C/C++ source code as input and gives a fast post-route QoR estimation without invoking any EDA design flow, including HLS, during inference; 2) **pragma embedding**: we introduce an effective graph construction approach that jointly represents

*Jieru Zhao and Zhe Lin are the corresponding authors.

the control and data flow graph of source code and effects of HLS pragmas; 3) **hierarchical training and prediction**: our method is capable of capturing the structural information of code hierarchies and presents the ability to estimate QoR for different loop/function hierarchies; 4) **accuracy**: our method presents an average prediction error of $<10\%$ for post-route QoR metrics, outperforming the state-of-the-art GNN methods. With efficient and accurate QoR estimation, the DSE time is shortened to tens of minutes and the achieved ADRS is reduced to 6.91% on average.

II. PRELIMINARIES

A. Control and Data Flow Graph (CDFG)

The Control Flow Graph (CFG) is a graphical representation of a program that describes the possible flows between basic blocks in the program. Likewise, the Data Flow Graph (DFG) is another graphical representation that depicts the dependencies between operations. By combining CFG and DFG, we obtain a Control and Data Flow Graph (CDFG). Using CDFG to represent programs offers several advantages: 1) CDFG can be generated with LLVM IR, allowing for the earliest possible graph description of a program; 2) CDFG naturally reflects hierarchies of loops, making it convenient to annotate loop-based information at different levels; 3) CDFG contains control and data flow information that can be used to distinguish whether loops can be parallelized and determine whether resources can be shared.

B. Graph Neural Network

GNNs process graph-structured data, where objects are nodes and relationships are edges. GNNs learn node representation with a *message passing* mechanism: each node v in the graph G collects the embedding $h_{N_v}^k$ of its k -hop neighbor N_v to update its embedding h_v^k after k graph convolution layers.

Since input C/C++ programs can be represented as graphs (i.e., CDFGs) naturally, GNNs become a powerful technique to capture features of each operation and recognize relationships between neighbor operations. Due to its representation power, we make full use of GNNs in a hierarchical way for the post-route QoR prediction.

III. METHODOLOGY

Figure 1 illustrates the overview of our proposed approach. During the training phase, we deploy the complete C-to-bitstream design flow to obtain the ground-truth QoR considering various combinations of HLS pragmas. We extract resource statistics from implementation reports after place and route (PAR) and latency details from HLS reports. Our approach starts with the input source code (C/C++) which is transformed into LLVM IR. Then we construct a graph representation of the input code with different pragma configurations applied (*graph construction*). After that, node and edge features are extracted and annotated in the graph (*feature annotation*). By bundling the annotated graphs and their corresponding ground-truth labels under the same pragma configuration, our dataset can be generated (*dataset generation*). In the final step, we train multiple GNN models for accurate post-route QoR prediction, while incorporating the inherent hierarchical nature




Fig. 1: Framework overview

of loops (*GNN model training*). During the inference phase, accurate predictions of post-route performance are provided for a given input program, without invoking any HLS or RTL implementation flow. Based on the fast feedback from the prediction model, efficient DSE can then be conducted to search for the optimal configuration of pragmas that achieves the best performance.

A. Graph Construction

The input source code is first transformed to LLVM IR using the Clang front-end. Then we construct the corresponding graph representation by extending a CDFG generator, PrograML [9], which captures both control and data flow. However, PrograML does not target FPGAs, and the generated program graphs need to be extended to consider the effects of HLS pragmas. Figure 2 illustrates our graph construction process considering different kinds of pragmas.

1) *Constructing graph with loop pipelining*: In a pipelined loop, the execution of consecutive iterations can be initiated after a specific interval, i.e., initiation interval (II). This is achieved by inserting registers into the logic during the synthesis process of HLS tools. The equivalent graph representation is not influenced or changed at the compilation stage. Therefore, the graphs constructed for pipelined loops remain the same as those of original loops without pipelining, as shown in Fig. 2(a).

2) *Constructing graph with loop unrolling*: The loop unrolling pragma facilitates the concurrent execution of iterations and results in the creation of multiple replicas of hardware logic. In accordance with this principle, when constructing graphs for unrolled loops, the pertinent logic nodes in the unrolled region are replicated and appropriate edges are established to connect to original predecessors and successors. This procedure is illustrated in Fig. 2(b). By adding replicas of logic nodes explicitly, the resulting graph achieves a natural representation of *loop unrolling* and significantly alleviates the complexity of prediction.




Fig. 2: Procedure of graph construction.

3) *Constructing graph with array partitioning*: HLS tools provide the *array partitioning* pragma to increase local memory bandwidth. Arrays are divided into smaller ones based on user-specified options. To reflect the impact of memory ports on performance estimation, we incorporate I/O port nodes to the original CDFG, as highlighted in orange in Fig. 2. When *array partitioning* is applied, the corresponding memory port nodes are split into a certain number of nodes based on partitioning factors. These newly introduced memory port nodes are connected to load and store nodes that read from or write to corresponding memory locations. The connections are determined by partitioning types as well as the memory access pattern of the code. Specifically, for a k -dimensional array, assuming its partition factors across the k dimensions are u_1, u_2, \dots, u_k , we add $\prod_{i=1}^k u_i$ memory port nodes in the graph. Simultaneously, we write LLVM passes to analyze the index values of each load and store operation to determine which memory ports should be connected to them. If the array index is dynamic or unpredictable, the load/store nodes will connect to all memory ports.

B. Feature Extraction and Annotation

Effective features need to be extracted from the code and annotated to the generated graph for model training. We categorize the features we have used into two categories: (1) node features and (2) loop-level features.

1) *Node Features*: Table II summarizes our node features. **Otype** denotes the operation type of each node, such as add, mul, div, load, store. This is obtained by analyzing LLVM IR instructions. **#invocation** denotes the number of times that an operation or a node is executed in a loop, which is associated with the loop tripcount and unroll factor. **In and out degrees** represent the number of edges flowing into and out of the node, respectively, which can indirectly reflect the potential resource usage of multiplexers. **Delay** and **#cycle** represent the timing information of each operation/node, which helps latency prediction. We build a latency and delay library for each operation type based on profiling results from several micro-benchmarks. For **LUT**, **DSP** and **FF**, we profile corresponding resource usage for arithmetic operations (e.g., add, mul, fadd) using micro-benchmarks and build a library. For non-arithmetic operations (e.g., br, icmp, mux), we simply set their resource-related features to zero.

TABLE II: Node features

Feature	Description	Values
Otype	operation type	load, etc.
#invocation	the number of invocations	int
In degree	the number of incoming edge	int
Out degree	the number of outgoing edge	int
#cycle	the number of clock cycles	int
Delay	the delay (ns) of each operation	float
LUT	LUT usage of each operation	int
DSP	DSP usage of each operation	int
FF	FF usage of each operation	int

2) *Loop-level features*: Besides node features, we extract loop-level features so as to consider the effect of HLS pragmas on loops. As discussed in Section III-A, the graph of a pipelined loop remains the same as that of the loop without pipelining. Therefore, additional features should be considered to differentiate pipelining and non-pipelining. We use three features that determine the latency of a pipelined loop, namely, iteration latency (IL), initiation interval (II) and tripcount (TC). Specifically, IL can be approximated by GNNs and TC can be obtained by analyzing the LLVM IR code, while II can be computed by the equation [10]:

$$\begin{aligned}
 II_{min} &= \max(II^{rec}, II^{res}) \\
 &= \max(\max\{\lceil \frac{Delay_p}{Distance_p} \rceil\}, \max\{\lceil \frac{Access_m}{Ports_m} \rceil\})
 \end{aligned}$$

where $Delay_p$ represents the latency between a pair of dependent instructions from different iterations, $Distance_p$ refers to the difference between the corresponding iteration numbers, $Ports_m$ is the number of ports and $Access_m$ is the number of accesses to array m .

C. The Hierarchical Modeling Approach

After constructing and annotating graphs, the complete C-to-bitstream flow is invoked to obtain the ground truth QoR considering various HLS pragmas. Then the annotated graphs and their corresponding QoR labels form our dataset for model training. The detailed setup is discussed in Section IV-A.

We propose a hierarchical source-to-post-route QoR modeling methodology, as depicted in Fig. 3. To capture and incorporate the inherent hierarchical nature of loops, we train multiple GNN models to estimate QoR results at different loop hierarchies and gradually predict the overall latency and resource usage of the application. Our method can be generalized to applications with multiple nested loops. Take the code in Fig. 3 as an example, the top function *foo* has two nested loops, each with two loop levels, i.e., loop hierarchies. In the first nested loop, its sub-loop at the inner hierarchy (j -level) is pipelined and partially unrolled, and its sub-loop at the outer hierarchy (i -level) is partially unrolled with factor two. This configuration creates a circuit with two replicas of the inner loop pipeline within the outer loop. The QoR of inner replicas greatly impacts the overall QoR of the nested loop. Thus, our strategy models the QoR of sub-loops at the inner hierarchy using a local GNN, merges inner sub-loops to *super nodes*, and integrates super nodes with operations at the outer hierarchy to model overall QoR with a global GNN.




Fig. 3: The illustration of our hierarchical source-to-post-route QoR modeling approach.

This hierarchical approach simplifies post-route QoR prediction by dividing the problem into smaller ones. It also improves estimation accuracy by capturing fine-grained features at different hierarchies, compared to previous GNN methods that directly predict performance with the whole graph. To be more specific, we divide loop hierarchies into two levels: **inner and outer hierarchies**.

1) *Inner Hierarchy*: In our method, a loop at the **inner hierarchy** denotes the loop that only contains computing logic without sub-loops. There are four types of loops that belong to the inner hierarchy: ① a single-level loop; ② a nested loop with *loop pipelining* applied to the outermost level (in this case, all the inner sub-loops will be fully unrolled); ③ a perfect nested loop with *loop flattening* and *loop pipelining* applied to the innermost level (in this case, all the loop levels will be flattened to form a deeper pipeline which is equivalent to a single-level pipelined loop); and ④ a nested loop with all the inner sub-loops fully unrolled. For example, in Fig. 3, the two j -level loops in red and green boxes are loops at the inner hierarchy, corresponding to category ② and ①, respectively. At the inner hierarchy, related loops are first extracted and subgraphs are constructed for model training, as illustrated in Fig. 3. Then we train two different GNN models, namely GNN_p and GNN_{np} , to predict QoR for pipelined and non-pipeline loops, respectively. This is because execution models of pipelined and non-pipelined loops are different and training GNN models separately can improve accuracy based on our experiments. After predicting the QoR of loops at the inner hierarchy, the nodes in a subgraph are merged into a super node, which represents this loop at the inner hierarchy when modeling the outer hierarchy.

2) *Outer Hierarchy*: We define all the remaining logic and loop levels as components at the **outer hierarchy**. Note that loops can contain more than two loop levels. After the first stage, we condense each loop at the inner hierarchy into a super node. These super nodes are connected to the nodes from the outer hierarchy to form the complete graph representation of the top function *foo*. If the outer loop is unrolled, corresponding logic and super nodes are replicated

following strategies discussed in Section III-A. In the entire program graph, we annotate super nodes with predicted QoR as features. Each super node holds a complete set of node features as shown in Table II, where features such as LUT, DSP, FF, latency are derived from the previous prediction phase. The calculation method used for other features remains consistent with those of standard logic nodes. This program graph, containing super nodes and logic nodes of the outer hierarchy, becomes the input graph of our global GNN model named GNN_g . The global GNN model is trained to predict the final QoR of the whole application. This approach not only assists us in predicting the overall performance of real applications more accurately but also helps in discerning serial and parallel relationships between super nodes, i.e., loops.

D. GNN Architectures and Training Process

We develop three GNN models for the prediction of each QoR metric, namely GNN_p , GNN_{np} , and GNN_g . Due to different execution models on hardware, GNN_p and GNN_{np} are deployed for pipelined and non-pipelined loops at the inner hierarchy, respectively. GNN_g is used for prediction at the outer hierarchy. Figure 4 illustrates the model architectures and our hierarchical training process. The training process of the three GNN models is carried out in a hierarchical way. We initially collect the loops at the inner hierarchy, categorize them into pipelined loops and non-pipelined loops, and extract information from the two kinds of loops to generate corresponding datasets. Then GNN_p and GNN_{np} are trained accordingly. Once the training process is completed, the weights of both GNN_p and GNN_{np} are frozen. The output of these two GNNs is then used as features of super nodes, which are combined with features of other operations at the outer hierarchy to generate the dataset for training GNN_g .

Our GNN models have similar architectures, as depicted in Fig. 4. Each model can be decomposed into 1) feature encoder, 2) propagation layer, 3) pooling layer, and 4) MLP layer. The *feature encoder* converts the attributes of nodes into initial feature vectors. We use one-hot encoding for the attribute *optype*, while numerical attributes are directly incorporated into the feature vector. *Propagation layers* implement the




Fig. 4: GNN architectures and the corresponding hierarchical training process.

message-passing mechanism of GNNs. We adopt the propagation layers from typical GNN models: GCN [11], GAT [12], GraphSAGE [13], TransformerConv [14], and PNA [15]. After passing through three propagation layers, node embeddings are obtained. Then we use a *pooling* layer to generate graph-level embeddings from node embeddings. We use two types of pooling: sum pooling h_{sum} and max pooling h_{max} . The embeddings from these two pooling mechanisms are concatenated to form the graph-level representation. Finally, *MLP* layers are used to project the graph-level embeddings into QoR prediction. For resource usage, we directly obtain the estimates after feeding the embeddings of the GNN into an MLP layer. For latency prediction, we handle the inner hierarchy (GNN_p and GNN_{np}) and the outer hierarchy (GNN_g) separately. Regarding the inner hierarchy, first, GNN_p and GNN_{np} utilize an MLP layer to predict iteration latency. Second, another MLP layer takes the predicted iteration latency and loop-level features (elaborated in Section III-B) as input and infers the latency of the loops at the inner hierarchy. Regarding the outer hierarchy, we directly predict the overall latency with an MLP.

IV. EXPERIMENTS

A. Experimental setup

Our feature construction and model development flow is fully automated and implemented using Python and C++. We utilize 16 applications from the Polybench, MachSuite and CHStone benchmark suite. Specifically, 12 applications are used for GNN model training and testing, and 4 applications are used for the DSE experiment. The datasets to develop GNN_p and GNN_{np} are constructed based on sub-loops extracted from the application source code, while the dataset for GNN_g is constructed based on the complete applications. Our experiments are conducted on the AMD Ultrascale+ MPSoC ZCU102. We utilize Vitis-HLS 2022.1 and Vivado 2022.1 to collect ground-truth latency and resource usage as training labels. By applying various pragma combinations, we produce 3102, 2300 and 6178 valid designs to build GNN_p , GNN_{np} , and GNN_g , respectively. 80% of the dataset is used for training, 10% of the dataset is used for validation, and the remaining 10% of the dataset is used for testing. We use the mean absolute percentage error (MAPE) to quantify the prediction quality. Each model is trained with over 250 epochs.

B. Evaluation of QoR prediction accuracy

As introduced in Section III-D, we adopt five different GNN models and compare their QoR prediction accuracy, as shown in Table III. For loop-level models (GNN_p and GNN_{np}),

TABLE III: MAPE of post-route QoR with different GNNs.

GNN type		Latency	Iteration Latency	DSP	LUT	FF
GCN	GNN_p	5.23%	7.21%	4.94%	6.63%	7.83%
	GNN_{np}	8.41%	8.41%	9.35%	5.88%	8.39%
	GNN_g	9.85%	N/A	7.45%	11.27%	11.24%
GAT	GNN_p	4.91%	7.89%	4.67%	9.12%	9.20%
	GNN_{np}	9.42%	9.42%	10.64%	6.99%	9.32%
	GNN_g	10.88%	N/A	8.18%	12.34%	11.57%
GraphSage	GNN_p	5.24%	5.52%	5.88%	8.12%	8.66%
	GNN_{np}	7.47%	7.47%	9.83%	6.25%	7.22%
	GNN_g	8.55%	N/A	6.94%	9.86%	9.99%
Transformer	GNN_p	4.92%	5.95%	4.05%	6.70%	7.12%
	GNN_{np}	8.77%	8.77%	12.02%	5.83%	8.65%
	GNN_g	8.54%	N/A	6.97%	11.33%	10.31%
PNA	GNN_p	6.74%	7.43%	4.11%	8.92%	9.93%
	GNN_{np}	9.99%	9.99%	10.55%	7.89%	10.26%
	GNN_g	9.29%	N/A	7.84%	9.65%	10.55%

we present prediction errors for both latency and iteration latency. For application-level models (GNN_g), the latency prediction error of complete designs is reported. Among all the GNN models for application-level prediction, Transformer, GraphSage, and PNA achieve the lowest estimation errors in latency (8.54%), DSP usage (6.94%) and FF usage (9.99%), and LUT usage (9.65%), respectively. Our hierarchical method leads to high prediction accuracy of post-route QoR for pipelined loops (GNN_p), non-pipelined loops (GNN_{np}) and the complete applications (GNN_g), showing prediction errors of less than 10% for latency and all types of resources. Since our method directly takes the C/C++ source code as input to predict the post-route QoR of FPGA designs without invoking any EDA tool flow, the prediction accuracy is highly desirable.

C. Comparison with the state-of-the-art

We compare our method with the approach [8] which also predicts post-route QoR using GNNs. Different from [8], we additionally consider various pragma combinations, increasing the complexity of code structures. For a fair comparison, we evaluate both methods on the dataset from [8] which does not consider HLS pragmas and our dataset with pragmas, as shown in Table IV. Without pragmas, our method and [8] achieve close prediction accuracy, while on the dataset with pragmas applied, our method demonstrates superior improvement in all QoR metrics. We attribute this notable improvement to the following two reasons: 1) *joint representation of code and pragmas during graph construction*: we deploy a graph construction method that represents the CDFG of source code while taking into account the impact of pragmas. This approach effectively embeds the pragma information into the

TABLE IV: Comparison of prediction error (MAPE).

Method	Configuration	Latency	DSP	LUT	FF
[8]	w/o pragma	N/A	8.26%	5.10%	7.58%
Ours	w/o pragma	5.54%	6.71%	6.78%	7.91%
[8]	w/ pragma	35.81%	57.31%	27.14%	29.03%
Ours	w/ pragma	8.54%	6.94%	9.65%	9.99%

graph representation. 2) *reservation of loop hierarchies*: with our hierarchical training approach, messages can propagate more effectively between different levels of loop hierarchies, allowing GNNs to better understand the cascading effects of changes in the design’s inner hierarchy on the outer hierarchy.

D. Evaluation of Design Space Exploration

To demonstrate the effectiveness of our hierarchical QoR prediction method, we perform DSE on four new applications (bicg, symm, mvt and syrk) that are unseen by our model during training. The design space of each application is constructed by varying pragma configurations. Specifically, we apply HLS pragmas like *loop pipelining*, *loop flattening* and *loop unrolling* iteratively from inner to outer loops, with unroll factors from $\{1, 2, 4, 8, 16\}$. As for *array partitioning*, we set partitioning factors consistent with unroll factors.

The objective of DSE is to find the optimal pragma configurations producing the best QoR metrics, which form the Pareto frontier. To quantify the optimality, the average distance from reference set (ADRS) can be computed:

$$\text{ADRS}(\Gamma, \Omega) = \frac{1}{|\Gamma|} \sum_{\gamma \in \Gamma} \min_{\omega \in \Omega} f(\gamma, \omega),$$

where Γ is the exact Pareto-optimal set, Ω is the approximate Pareto-optimal set, and $f(\cdot)$ computes the distance between two design points. A lower ADRS means that the approximate Pareto set is closer to the exact one.

To get the exact Pareto-optimal set, we exhaustively evaluate the actual post-route QoRs for each design configuration by invoking the complete C-to-bitstream flow. Vitis HLS and Vivado are utilized to generate the accurate results. We then select the models with the highest prediction accuracy in Table III to provide quick QoR estimation for DSE. For comparison, two other GNN models from [8] and GNN-DSE [6] are tested similarly on the same design space. GNN-DSE [6] is one of the state-of-the-art works in HLS DSE. It uses a GNN-based post-HLS QoR prediction model to address the DSE problem. The comparison of DSE results is shown in Table V. The design space contains up to 2796 design configurations. The DSE time shows the timing costs required to finish the exploration with the QoR feedback from Vivado and from our model, respectively. By utilizing our method, efficient QoR feedback is provided, only necessitating constructing an IR graph from the C-level code followed by several rounds of GNN inference. This effectively bypasses the tedious steps of synthesis and implementation and shortens the DSE time from tens of days to tens of minutes.

Compared to the work [8] and GNN-DSE [6], which achieve average ADRS values of 13.94% and 10.96% respectively, our method reaches an average ADRS of 6.91%, demonstrating

TABLE V: DSE results on unseen applications.

Kernels	#Design Config	DSE time		ADRS(%)		
		Vivado	Ours	[8]	[6]	Ours
bicg	2796	26 days	12 min	12.13	9.14	6.39
symm	1972	44 days	15 min	13.15	11.50	5.45
mvt	2116	25 days	14 min	16.01	12.17	9.31
syrk	1972	40 days	15 min	14.45	11.03	6.49

our superior ability to enable a high-quality DSE. The result fully verifies that the high accuracy of our predictive model can lead to a more precise approximation to the exact Pareto frontier. Regarding the runtime, both GNN-DSE and our method complete the exploration within minutes, while the method [8] requires one to two days to complete due to the invocation of HLS tools. In summary, by incorporating our hierarchical prediction method, fast and accurate performance feedback can be provided to boost the efficiency of DSE.

V. CONCLUSION

In this paper, we introduce a GNN-based hierarchical method for FPGA post-route QoR modeling from C-level source code. This efficient source-to-post-route QoR prediction strategy notably reduces the design turn-around time of FPGA HLS. Specifically, we utilize loop hierarchies during model establishment to achieve better prediction accuracy and propose an effective graph construction method to jointly represent code and HLS pragmas. Experiments show that our method outperforms existing works in the prediction of latency and resource usage, which can better support the DSE task.

ACKNOWLEDGEMENT

This work is partially sponsored by the National Natural Science Foundation of China (62102249, 62232015) and Shanghai Pujiang Program (21PJ1408200). Mingzhe Gao and Jieru Zhao contributed equally to this paper.

REFERENCES

- [1] J. Zhao *et al.*, “Comba: A comprehensive model-based analysis framework for high level synthesis of real applications,” in *ICCAD*, 2017.
- [2] Y.-k. Choi *et al.*, “Hlscope+,: Fast and accurate performance estimation for fpga hls,” in *ICCAD*, 2017.
- [3] G. Zhong *et al.*, “Design space exploration of fpga-based accelerators with multi-level parallelism,” in *DATE*, 2017, pp. 1141–1146.
- [4] S. Dai *et al.*, “Fast and accurate estimation of quality of results in high-level synthesis with machine learning,” in *FCCM*, 2018.
- [5] H. M. Makrani *et al.*, “Pyramid: Machine learning framework to estimate the optimal timing and resource usage of a high-level synthesis design,” in *FPL*. IEEE, 2019.
- [6] A. Sohrabizadeh *et al.*, “Automated accelerator optimization aided by graph neural networks,” in *DAC*, 2022.
- [7] L. Ferretti *et al.*, “Graph neural networks for high-level synthesis design space exploration,” *ACM TODAES*, vol. 28, no. 2, 2022.
- [8] N. Wu *et al.*, “High-level synthesis performance prediction using gnn: Benchmarking, modeling, and advancing,” in *DAC*, 2022.
- [9] Cummins *et al.*, “ProGraML: A Graph-based Program Representation for Data Flow Analysis and Compiler Optimizations,” in *ICML*, 2021.
- [10] J. Zhao *et al.*, “Performance modeling and directives optimization for high-level synthesis on fpga,” *IEEE TCAD*, vol. 39, no. 7, 2020.
- [11] T. N. Kipf and M. Welling, “Semi-supervised classification with graph convolutional networks,” in *ICLR*, 2017.
- [12] P. Veličković *et al.*, “Graph attention networks,” in *ICLR*, 2018.
- [13] W. L. Hamilton, R. Ying, and J. Leskovec, “Inductive representation learning on large graphs,” in *NIPS*, 2017.
- [14] Y. Shi *et al.*, “Masked label prediction: Unified message passing model for semi-supervised classification,” *arXiv preprint*, 2020.
- [15] G. Corso *et al.*, “Principal neighbourhood aggregation for graph nets,” in *NeurIPS*, 2020.